"Takumi Uezono,Tomoyuki Takahashi,Michihiro Shintani,Kazumi Hatayama,Kazuya Masu,Hiroyuki Ochi,Takashi Sato","Scan Based Process Parameter Estimation Through Path-Delay Inequalities","IEEE International Symposium on Circuits and Systems (ISCAS 2010)","IEEE International Symposium on Circuits and Systems (ISCAS 2010)","IEEE International Symposium on Circuits and Systems (ISCAS 2010)",,,,2010,June
"Tomoyuki Takahashi,Takumi Uezono,Michihiro Shintani,Kazuya Masu,Takashi Sato","On-die parameter extraction from path-delay measurements","2009 IEEE Asian Solid-State Circuits Conference","2009 IEEE Asian Solid-State Circuits Conference","IEEE Asian Solid-State Circuits Conference",,,"pp. 101 - 104",2009,Nov.
"Michihiro Shintani,Takumi Uezono,Tomoyuki Takahashi,Hiroyuki Ueyama,Takashi Sato,Kasumi Hatayama,Takashi Aikyo,Kazuya Masu","An Adaptive Test for Parametric Faults Based on Statistical Timing Information","IEEE Asian Test Symposium","IEEE Asian Test Symposium","IEEE Asian Test Symposium",,,"pp. 151-156",2009,Nov.
"高橋知之,上薗巧,越智裕之,益一哉,佐藤高史","パス遅延測定によるチップ特性の推定手法","DAシンポジウム","DAシンポジウム","DAシンポジウム",,,"pp. 133-138",2009,Aug.
"新谷 道広,高橋 知之,植山 寛之,上薗 巧,佐藤 高史,畠山 一実,相京 隆,益 一哉","統計的タイミング情報に基づく適応型テスト",,"2009 年 電子情報通信学会総合大会",,,,"  D-10-16",2009,Mar.
"上薗 巧,高橋 知之,植山 寛之,新谷 道広,佐藤 高史,益 一哉","適応型テストにおけるクリティカルパスのクラスタリング手法","2009 年 電子情報通信学会総合大会","2009 年 電子情報通信学会総合大会","電子情報通信学会",,"  D-10-17","p. 160",2009,Mar.
"高橋知之,植山寛之,萩原 汐,佐藤高史,益 一哉","論理セル遅延の電圧・プロセスばらつき感度の検討","電子情報通信学会ソサイエティ大会","電子情報通信学会ソサイエティ大会",,,"  A-3-2","pp. 52",2008,Sept.